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ABSTRACT. Realization of logic circuits in graphene with an energy gap (EG) remains one of the main 
challenges for graphene electronics. We found that large transport EGs (>100 meV) can be fulfilled in 
dual-gated bilayer graphene underneath a simple alumina passivation top gate stack, which directly 
contacts the graphene channels without an inserted buffer layer. With the presence of EGs, the electrical 
properties of the graphene transistors are significantly enhanced, as manifested by enhanced on/off 
current ratio, subthreshold slope and current saturation. For the first time, complementary-like 
semiconducting logic graphene inverters are demonstrated that show a large improvement over their 
metallic counterparts. This result may open the way for logic applications of gap-engineered graphene.  
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Since the isolation of graphene in 2004,1 its suitability as a channel material in the post-silicon era 
has been an interesting but challenging topic.2-4 Besides ultra-high carrier mobility,5,6 graphene also has 
advantages over other candidates (e.g., carbon nanotubes) for nanoelectronics, such as being free of 
chirality and diameter control, and availability of large-area sheets.7 However, the intrinsic metal nature 
and lack of energy gaps (EGs)8 make it difficult to turn off a graphene field-effect transistor (FET) and 
to incorporate it into logic electronic devices. Thus, logic applications with graphene, especially with a 
substantial EG, are rarely explored,9-11 despite the rapid progress in radio-frequency analog applications 
in recent years.12,13 It is necessary to introduce an EG into graphene to reduce the off-state current. For 
this purpose, two main schemes have been proposed: lateral confinement14-16 and inversion symmetry 
breaking.17-20 In the former scheme, sizable EGs were successfully opened by cutting the graphene into 
ultra-narrow ribbons (GNRs), and were demonstrated by high-performance GNR-FETs.21,22 However, 
this also drives the channel width into a lithography inaccessible range (<10 nm) and causes large 
carrier-mobility degradation. In contrast, no strict dimensional limitation is imposed with the latter 
scheme. For instance, within perpendicular electric fields the band structure would vary considerably in 
bilayer graphene (BLG) sheets, which would lead to a gap between the conduction and valence 
bands.23,24 
A complementary logic inverter, also known as a NOT gate, is one of the building block of 
integrated circuits. It consists of two FETs with opposite carrier types and is usually used as a prototype 
to test emerging electronic materials.25-27 In a significant advancement, 10 Traversi and coworkers first 
demonstrated graphene inverters with complementary-like geometry. However, only a metallic single 
layer graphene (SLG) channel was used. In another work,11 although a dual-gated BLG structure was 
employed, no substantial EG was observed. These initial studies also had a common limitation, i.e., 
using thick dielectric coupling layers (300 nm SiO2 in Ref. 10 and 50 nm AlOx in Ref. 11), which 
normally requires high operation bias (input voltage, VIN), and thus none were able to reach device 
performance with >0.05 voltage gain and >20% output voltage (VOUT) swing. Three factors are essential 
for an inverter unit: the switching characteristics, gating efficiency and circuitry geometry. Recently, we 
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have been able to significantly enhance the inverter performance (e.g., voltage gain of 6) in gapless 
SLG devices by adopting a highly efficient alumina dielectric.28 It is anticipated that the performance 
would be further improved if a sizable EG could be introduced into the devices. 
In this work, we report the electric properties of the first semiconducting graphene logic inverters 
based on a buffer-free top gate dielectric method. Sufficiently strong perpendicular electric fields can be 
obtained under low top gate (TG) voltage (VTG<1.5 V), due to the high capacitive efficiency of TG stack. 
We find that the alumina dielectric can effectively suppress the extrinsic charges and a >100 meV 
transport EG is obtained, comparable to the state-of-art semiconducting BLG FETs,29 in which a buffer 
layer, such as polymer NFC, is required to separate graphene from oxide dielectric. In contrast to the 
metallic SLG inverters that exhibit high performance at high supply bias (VDD), the BLG devices exhibit 
superior electrical characteristics in the low VDD region with a maximum VOUT swing of 80% and a  
highest voltage gain of 7 . The existence of the EG can greatly reduce the operating current, which 
promises to solve the issue of power consumption confronted by SLG inverters. Most importantly, the 
suitable operating VDD level is around 0.5 to 1 V, which indicates high compatibility with the present 
microchip CMOS bias level and that planned for the future.2  
 
RESULTS AND DISCUSSION 
Although the existence of an EG in perpendicular electric field biased BLGs has been predicted by 
theoretical studies (Fig. 1d)17-19 and confirmed by optical experiments,23 the expected insulating state 
has been elusive in transport measurements.24 In principle, the off-state current is closely correlated to 
the residual carrier concentration n0, and should ideally approach zero at the charge neutrality point 
(CNP) in the biased BLGs, due to disappearance of density of states.30 However, in real devices, large 
charge inhomogeneity (cause electron and hole puddles at CNP) is present due to extrinsic charge 
sources (such as interfacial trapped charges, residing charges inside substrates, and charged adsorbates). 
Such scattering sources can also degrade mobility.31,32 In this sense, to exclude the extrinsic charge 
sources is important not only to reduce n0, but also to improve mobility μ. By inserting a buffer layer 
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(polymer NFC) between the high-κ dielectric and graphene, a low n0 of 2.8×1011/cm2 and a high room 
temperature (RT) μ of 7300 cm2/Vs have been achieved in SLG.33 Application of the same technique to 
BLG resulted in an observed EG of >130 meV.29 
In our experiment, a thin and dense natural alumina passivation layer was adopted as the TG 
dielectric, not only for the purpose of high gating efficiency,28,34 but also to preserve the intrinsic 
behavior of graphene. It was reported that a lower n0 of 2.3×1011/cm2 and a higher RT μ (8600 cm2/Vs) 
are observed in SLGs under a direct contact medium-κ (4.5–8.9) alumina dielectric,35 which implies a 
simpler buffer-free solution to suppress the extrinsic charge sources. We identified that even without 
additional buffer layers, a large EG could be also achieved in our BLG samples exfoliated from natural 
graphite and covered with the natural alumina TG dielectric. High-purity natural graphite may contain 
fewer defects, and the formation of alumina dielectric by natural oxidation34,35 may introduce fewer 
charge impurities compared with conventional methods. The medium permittivity of alumina leads to 
reduced interfacial polar phonons, which may also help to maintain the intrinsic μ. All factors are 
critical to the preservation of intrinsic behavior and the realization of a large transport EG. 
The effect of the buffer-free alumina passivation dielectric on the graphene channels was first 
verified on SLG flakes. Without deducting the series resistance (Rs, from the TG uncovered graphene 
regions near source and drain) and the contact resistance (Rc), the maximum on/off ratio (at bottom gate 
voltage, VBG, =-30 V) can reach 8 and 14 at RT and 77 K, respectively (Figures 1e and 1f). The R curves 
exhibits rather sharp peaks, which indicates small residual charge densities at the CNP. With 
consideration of the quantum capacitance, the R curves were fitted using the expression35 
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where Rtot is the total resistance, L is the channel length, W is the channel width, and n is the gate-
induced carrier density. n0 and μ at VBG=0 were estimated to be 3.5×1011/cm2 and 5000 cm2/Vs under 
ambient conditions (292 k, air) and were improved to 1.4×1011/cm2 and 8500 cm2/Vs in liquid nitrogen 
(77 K), which suggests that the alumina passivation dielectric has excellent inertness toward the 
graphene channel, bringing a small number of extrinsic charges. Therefore, in addition to the high 
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coupling efficiency and the simplicity in simultaneously fabricating both the TG and dielectric,28,34 this 
TG stack technique also provides a buffer-free operation in preserving the intrinsic behavior of the 
graphene channels. 
The effect of the novel dielectric was then verified on BLG flakes. Figures 1g and 1h show the R 
characteristics as a function of VTG (from -1.5 to 1.5 V) under different BG voltages (VBG=-30, 0, and 30 
V). Contrary to the SLG FETs in which the R peak (RCNP) slightly decreases with VBG (because Rs 
decreases when increasing VBG), the RCNP of the BLG FETs increased considerably with VBG (more 
strictly, perpendicular displacement field Dz), irrespective of the measurement temperature. Such a 
tendency is consistent with the theoretical prediction of opening and expansion of EG with Dz.17-19 At 
RT, RCNP increases 7.7 times when VBG is changed from 0 (VTG~0, Dz~0) to -30 V (VTG=1.3 V, Dz=1.3 
V/nm). Assuming that the off current is dominated by the thermionic emission process through a 
Schottky barrier, as suggested by Ref. 29, a barrier variation around 52 meV can be extracted 
accordingly. Typically, the barrier has a maximum when the Fermi level of the contact is aligned to the 
middle of EG of the channel (i.e., EG is twice that of the barrier). This indicates that the transport EG at 
Dz=1.3 V/nm is at least 100 meV, which is comparable to the value obtained in Ref. 29, but realized 
under lower VTG bias and a much simpler TG fabrication process. We note that the observed transport 
gap is still much smaller than that revealed by optical measurements (ca. 130 meV) under the same Dz 
condition, and better FET performance would be expected if the extrinsic factors in BLG could be 
further minimized. It should also be kept in mind that although the observed value is large for biased 
BLG, it is relatively small compared with conventional semiconductor materials. The estimated 52 meV 
barrier is also rather low with respect to the RT thermal activation energy kBT~26 meV and therefore is 
insufficient to effectively block thermal carrier injection at RT. Therefore, the EG obtained here cannot 
support high performance RT operation (Supporting Information for RT characteristics). In order to 
demonstrate the effect of the small EG in graphene, the following measurements were all performed in 
liquid nitrogen at 77 k to reduce the thermal activation energy. The nitrogen atmosphere also enables 
suppression of the gating hysteresis caused by oxygen and humidity desorption/absorption. Upon 
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replacing SLG with BLG for the channel, better on/off ratios from 14 to 400 and enhanced subthreshold 
slopes from 600 to 160 mV/decade were obtained. 
Opening of an EG in the BLG FETs is also reflected by the different output characteristics from the 
SLG FETs. Figure 2 displays a series plot of IDS-VDS curves for the both types of FETs. For the gapless 
SLG FETs, the unique current saturation behavior and second linear region36 is clearly present in small 
0
TGTGTG VVV −=Δ  curves in Fig. 2a, indicating the absence of barrier for minority carrier injection3,36. 
The IDS curves also cross with one another when VDS is sufficiently large, resulting in a zero or even 
negative transconductance, which implies the loss of effective control of gate on channel current. In 
contrast, the current saturation characteristic is largely improved in the BLG FET with the presence of 
EG, as reflected by the smaller slope and more extended current saturation region in Fig. 2b. At 
0
TGTG VV − = -0.7 V and VDS= -1 V (indicated by solid dots), the drain conductance 
BGTG ,DSDSDS
)/( VVVIg ∂∂= values for SLG and BLG FETs are 620 and 31 μA/V, respectively, indicating a 
20 times improvement of current saturation. The improved current saturation behavior may also lead to 
a better intrinsic gain for radio-frequency analog applications.3 
Complementary-like semiconducting logic inverters were fabricated based on the ambipolarity of 
graphene FETs,28 as pictured in Fig. 3a and with the operating principle shown in Figs. 3b–3c. The 
common TG and source are used as input and output electrodes, respectively. For comparison, the 
electrical performance characteristics of both the metallic SLG and semiconducting BLG inverters are 
shown in Figs. 3d–3i. An apparent improvement in VOUT swing is observed for the BLG device in the 
measured VDD ranges due to suppressed σ0 (Figs. 3d and 3g), and this trend is summarized in Figure 3j. 
When VDD is increased from 0 to 2 V, the VOUT swing (defined as DD
min
OUT
max
OUT /)( VVV − ×100%) increases 
slightly from 30 to 45% for the SLG device, while for the BLG device it has a maximum at 80% and 
then decreases to 55% as VDD increases until 2 V. A sharper voltage inversion (especially in the low VDD 
region) is observed when BLG channels are used, which becomes more apparent when comparing the 
voltage gain (defined as the maximum INOUT d/d VV− ) in Figs. 3e and 3h. Specifically, the voltage gain 
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increases by factor of six (from 1 to 6) at VDD=0.5 V in the BLG device, which suggests that the role of 
the EG is significant. The voltage gain for both devices also has a different dependence on VDD (Fig. 3k). 
It is approximately linear for the SLG device, while becomes non-monotonic with a maximum of ~7 at 
VDD=1 V for the BLG device. Furthermore, the operating current also decreases with the introduction of 
the EG. The current minimum is reduced by one order of magnitude at VDD=0.5 V (Fig. 3l). Overall, the 
BLG inverter exhibits an obvious improvement of inverter performance in the low VDD region with the 
presence of the EG. In the high VDD region, the performance of the BLG device degrades to that of the 
SLG device. 
We now qualitatively discuss the factors that determine the device performance. If Rs and Rc are 
neglected and a linear TGV−σ  relation is assumed ( 0TGTG0 VVk −+=σσ , where k  is the tunability of 
conductance through gate voltage, 0σ  is the off-state conductance, and 0TGV  is the CNP position), then 
the voltage gain and VOUT swing can be simply expressed as (See supporting information for derivation) 
  
Δ+= kV /21
1 Swing 
0
out σ
   (2), 
Δ+= k
V
/2
Gain Voltage
0
DD
σ
   (3),  
where Δ  is the CNP splitting between the two FETs along the VIN axis. The improvement of VOUT 
swing and voltage gain in the BLG devices in low VDD regions relies on two factors; 1) high capacitive 
efficiency (ca. 920 nF/cm2) which enables a high k  value, and 2) introduction of EG which leads to a 
small 0σ  (or large RCNP). At high VDD, both the 0σ  and k  decrease where extra carriers are induced at 
the off state,3,36 leading to a performance degradation, as shown in Figs. 3j and 3k. Interestingly, a large 
Δ  is beneficial for VOUT swing but unfavorable for voltage gain, and at fixed VDD there is a tradeoff 
between them. 
To demonstrate the logic operations on the BLG device, dynamic response was also tested under 
0.1–10 kHz square-waveform stimulus (Figure 4). Here, VDD was set at 1 V and VBG was selected at -6 
V to match VIN and VOUT. Such a biasing condition leads to high and low logic voltage levels at 0.8 and 
0.3 V, respectively. The ability of exhibiting matched input and output signals under a decreased VDD 
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level further reduces the power consumption with respect to previous SLG device.28 At frequencies of 
0.1 and 1 kHz, the output response exhibits well-defined inversion behavior of the input signal, which 
indicates its excellent Boolean operation capability. At higher frequencies (e.g. 10 kHz), small output 
deformation is observed that can be ascribed to the large stray capacitance of the measurement system. 
In this work, the introduction of the EG into the BLG channel significantly improves the low-bias 
performance, with the appropriate VDD region around 0.5–1 V. In particular, at VDD= 0.5 V, the gain and 
VOUT swing reach ca. 6 and 80%, respectively. It is important to note that the present semiconductor 
microchip VDD criterion is 1 V and is expected to be reduced to 0.7–0.8 V in 2024 with further feature 
size scaling down. 2 Therefore, semiconducting graphene can satisfy the low bias requirement for future 
microchips. Significantly, the atomic channel thickness of graphene greatly reduces the effective 
vertical depletion length and helps to minimize the characteristic scale length, which may allow 
graphene FETs to be scaled to shorter channel lengths and higher speeds without encountering the 
adverse short channel effects.3,37 In this regard, graphene may be an exclusively suitable channel 
material with respect to dimensionality for the post-silicon era. The present work also signifies a 
relatively simple fabrication technique for logic components, because it requires neither a doping 
process to realize the complementary geometry, nor rigorous dimensional control to create the EGs. 
Most importantly, it is a real lithography-compatible technique, making it superior to those integrated 
with nanowires or nanotubes in which the location and alignment control remain an issue. The rapid 
development of large-area graphene growth techniques in recent years, especially with chemical vapor 
deposition,7 has further paved the way for electronic applications employing graphene. Moreover, 
several recent experiments, such as chemical modification38,39 and structure perforation (graphene 
nanomesh)40,41 have also showed promising results with respect to the creation of large EGs in graphene. 
For instance, graphene can be transformed from a highly conductive semimetal into an insulator by 
reversible hydrogenation.38 A high on/off ratio of 2 orders of magnitude is observed in graphene 
nanomesh samples at RT.40 These novel methods, in principle being lithography compatible, would also 
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lend themselves to gap-engineered graphene electronics, if reasonably high carrier mobility could be 
retained as the EGs are opened. 
 
CONCLUSIONS 
We have demonstrated a simple and buffer-free TG dielectric technique, which is able to preserve 
the intrinsic nature and achieve a large transport EG in BLG. Based on the EG, the electrical 
characteristics of the complementary-like semiconducting bilayer graphene logic inverters were 
reported for the first time. Although the EG is not sufficiently large to support high-performance RT 
operation, the low T results, which do show significant improvement for low-bias performance over 
metallic inverters, still provide a strong indication of the possibility of gapped graphene as an excellent 
channel material for future integrated circuits. With further advances in gap engineering, the graphene 
device may find applications in logic circuits.  
 
METHODS 
The graphene flakes used in this experiment were exfoliated from natural graphite. Conventional 
electron beam lithography and thermal evaporation (50 nm Au / 5 nm Ti) were used to define the 
interconnection leads on devices.28,34,42 The structure of the dual-gated FETs (Fig. 1a) resemble those in 
previous reports,24,36 in which a graphene sheet is sandwiched by a TG and a degenerately doped silicon 
bottom gate (BG, with 90-nm SiO2 dielectric). Figures 1b and 1c show optical microscope images for a 
typical device before and after electrode formation. An array of five FET channels (FET1–FET5) were 
simultaneously defined with equal dimensions on a single graphene sheet. The experimental channel 
widths and lengths ranged from 250–350 nm and 1.2–3.6 μm, respectively. The dimension between 
devices may vary slightly and adapt to the sizes of exfoliated graphene flakes.  
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FIGURE CAPTIONS 
 
Figure 1. (a) Cross-sectional diagram of the dual-gate graphene FET. Typical optical microscopy 
images of a device (b) before and (c) after electrode formation. Five FETs are defined on a single 
graphene flake. (d) Schematic band structures for the BLG before and after application of a 
perpendicular electric field Ez. (e)–(h) R characteristics for both the SLG and BLG FETs at ambient and 
liquid-nitrogen temperatures. A gating hysteresis arises at RT as shown in (g), but it is almost 
eliminated at the liquid-nitrogen temperature, as shown in (h). 
 
Figure 2. Output characteristics for both the (a) metallic SLG and (b) semiconducting BLG FETs at 
VBG= -20 V. The left and right longitudinal axes are for the p- and n-type branches, respectively. Two 
solid dots indicate the bias condition of 0TGTG VV − = -0.7 V and VDS= -1 V. 
 
Figure 3. Operating principle and electrical characteristics for complementary-like graphene inverters. 
The applied VBG is 0 V and -30 V for the SLG and BLG inverters, respectively. In the BLG device, 
large VBG is used to create a large EG (~100 meV) and improve device performance. (a) Wiring 
schematic. (b) Formation of CNP splitting and (c) resulting voltage inversion under VDD bias in a BLG 
inverter. (d)–(l) Output response, voltage gain, and normalized channel current as a function of input 
voltage for both the metallic SLG and semiconducting BLG devices. The VDD is changed from 0.5 to 2 
V in (d)–(i), and from 0.2 to 2 V for the BLG device in (j)–(l). 
 
Figure 4. Logic operations for a BLG inverter at 0.1–10 kHz with VDD= 1 V. The applied VBG is -6 V to 
tune the complementary range and achieve a voltage match between input and output. The Boolean “0” 
and “1” are defined at 0.3 and 0.8 V, respectively.
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1. Reliability of top gate 
The leakage current and breakdown voltage show no obvious variation between room and low temperatures. 
As shown in figure S1, the leakage remains below 0.2 nA at 297 K when VTG=5V, a negligible value as compared 
with the μA-order channel current. The breakdown voltage is highly dependent on the device biasing condition. In 
the extreme case when devices are highly loaded at VBG=-30 V and VDS=2 V, the breakdown voltage is reduced 
around 2.4–2.8 V, dependent on devices. Nevertheless, a bias rang within 1.8 V (in the normal case) is very 
reliable for the top gate at the concerned room temperatures. 
 
 
2. Resistance characteristics for SLG and BLG FETs 
As shown in figure S2, the formation of energy gap in the BLG FET can be clearly seen when comparing the 
resistance response to perpendicular electric fields for the two types of FETs. In SLG, the R peak (RCNP) does not 
essentially change with VBG, indicating no change of band structure. The slight decrease with BGV  stems from 
the decrease of series resistance Rs (due to the TG-ungated graphene regions around source and drain) as BGV  
increases. In contrast, the RCNP in BLG forms a saddle-like trace, which exhibits a drastic increase with BGV  
(more strictly, perpendicular displacement field Dz). At VBG= -30 V the RCNP reaches 0.8 MΩ, showing a 70 times 
enhancement to the case of VBG= 0 V. Such a tendency is consistent with the theoretical prediction on opening and 
expansion of EG with Dz. 
We can also estimate the TG capacitive efficiency from the RCNP trace in the 2D resistance plot, in which a 
linear relation between VTG and VBG can be derived. When VBG is varied from -30 to 30 V, the CNP position 
changes accordingly from ~1.2 to ~-1.3 V at the VTG axis. This indicates that the 2.5 V change of VTG is equivalent 
to 60 V of VBG (with 90 nm SiO2 dielectric). Thus, the coupling capacitance of TG (CTG) is 24 times of that of BG, 
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Figure S1. Top gate leakage at room temperature when VDD is biased at (a) 0 V and (b) 1 V. 
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i.e., 24BGTG =CC . Using the geometry capacitance of BG, the CTG is estimated to be ~920 nF/cm2, 
representing one of the thinnest and highest efficiency oxide dielectrics used in graphene FETs.S1,S2 We also 
emphasize that our TG stack technique is remarkably simple which simultaneously defines the TG metal and 
dielectric layers by a one-time aluminum deposition. The dielectric layer accomplishes naturally in the sequent 
passivation process when devices are exposed to air.S1,S3 
3. Output current characteristics for SLG and BLG FETs 
Figure S3 presents a full contour plot of IDS as a function of VDS and VTG for both the SLG and BLG FETs. 
For the gapless SLG FET, the unique second linear region is observed (Fig. S3a), which is due to the high 
capacitive efficiency and consistent with the report of Ref. S4. The current saturation behavior becomes 
improved when small energy gap is introduced in the channel in the BLG FET, as reflected by the stronger current 
“kink” in Fig. S3b. 
 
Figure S3. Full contour plots of IDS behavior for individual SLG and BLG FETs at 77 K.  
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4.  Estimation of n0 and μ under buffer-free alumina dielectric 
The TG bias VTG not only creates an electrostatic potential difference φ  between TG and graphene, but also 
shifts the Fermi level (EF) of graphene due to the change of carrier density n. Therefore (Ref. S5), 
 (1)           TG e
EV F+= φ  
where the first term TG/ Cen=φ  is related to TG dielectric and the second term eE /F  is related to quantum 
capacitance CQ. 
To accurately estimate the residual carrier density n0 and mobility μ of graphene FETs, the effect of Rs, 
contact resistance Rc, and quantum capacitance CQ should be considered. As suggested by Ref. R6, the carrier 
density and resistance for SLG ( pvE F≈ ) follow the relations below: 
(3)                
(2)      - 
22
0
sctot
TG
CNPTG,TG
nnWe
LRRR
e
nv
C
enVVV F
+++=
+==Δ
μ
πh
 
where vF=1×106 m/s is the Fermi velocity, e is the elementary charge, Rtot is the total resistance, L is the channel 
length, W is the channel width and n0 is the residual carrier density at Dirac point. Corresponding fits at T=292 
and 77 k are shown in Figs. S4a and S4b. 
The band structure of BLG is different to that of SLG. In experiment related intermediate energy range, the 
two low-energy bands can be approximated as S7 
(4)          )1/41( 21
22
12
1 −+±=± γγ pvE F  
It evolves as a quadratic spectrum 1
22 / γpvE F≈  at low p, and as a linear spectrum pvE F≈
 
as SLG at high p. 
The crossover happens at n≈4.4×1012 cm-2 which corresponds to ୘ܸG ൎ 0.7 V in our devices. In two-dimensional 
systems, nkp π2222 hh == . For accurate fit of BLG, one should use the EF–n relation extracted from Eq. 4 and 
employ 
( )
(5)      
2
11
 
2
1
TG e
nv
C
enV
F ⎟⎠
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⎛ −+
+=Δ
πγ h
 
to replace Eq. (2). However, we found that rather reasonable results can still be obtained even adopting the fitting 
equations for SLG, as shown in Figs. S4c and S4d. All the fitting results for SLG and BLG are shown in Table S1. 
 
 
 
 SLG (air, 292 K) SLG (N2, 77 K) BLG (air, 292 K) BLG (N2, 77 K) 
μ (cm2/Vs) 5000 8500 1600 1100 
n0 (1012/cm2) 0.35 0.14 1.1 0.084 
 
The slight reduction of n0 for SLG in liquid nitrogen surrounding is attributed to the reduced charged gas 
adsorbates. In addition, the large reduction of n0 and small decrease of μ in BLG in Fig. S4d are likely due to the 
presence of a small band gap, since the BLG is slightly biased (VTG,CNP=-0.55 V and VBG=0). 
 
 
Figure S4. Mobility μ and residual carrier density n0 fittings with quantum capacitance included. (a) 
SLG under ambient condition (air, 292 K), (b) SLG in liquid nitrogen (N2, 77 K), (c) BLG under 
ambient condition (air, 292 K), (b) BLG in liquid nitrogen (N2, 77 K). 
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Table S1. Fitted mobility μ and residual carrier density n0 for SLG and BLG channels under buffer-free 
alumina dielectric in the ambient (air, 292 K) and liquid nitrogen (N2, 77 K) environments.  
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5. Characteristics for BLG inverters under ambient environment 
The hysteresis in ambient is mainly caused by two opposite dynamic processes: a fast gas desorption at high 
current and a slightly slower re-absorption at low current in air, because it almost disappears in vacuum at room 
temperature. Usually, it is rather large (~ 0.2 V) for samples kept for long time, and becomes smaller and smaller 
with constant sweeps (anneal by Joule heat). Figure S5 shows the voltage transfer characteristic and 
corresponding voltage gain for a BLG inverter in ambient environment. The hysteresis is largely reduced after 
constant annealing. This may indicate a balance between the desorption and absorption processes. 
As indicated in the manuscript, a decrease of device performance is expected due to the limited energy 
gap in our BLG devices and enhanced thermal energy for charge carriers at room temperature. However, the 
VOUT swing still reaches 50% (Fig.S5a) and the voltage gain remains larger than 1, increasing from 1.5 to 1.9, as 
VBG changes from -18 to -20 V (Fig.S5b). 
 
6. Derivation of qualitative expressions for VOUT swing and voltage gain 
Accurate analytical expressions for the voltage gain and VOUT swing should be rather complex and beyond 
the scope of this study. For simplicity, qualitative expressions are devived by neglecting Rs and Rc and assuming 
a linear TGV−σ  relation. Under such assumptions, the conductance of the BLG channel behaves as two 
symmetric straight lines with respect to the charge neutrality point (CNP) and can be written as 
0
TGTG0 VVk −+= σσ  
where k  is the tunability of conductance through gate voltage, 0σ  is the off-state (CNP) conductance, and Δ  
is the CNP splitting between the two FETs along VIN axis. In real FETs, a rather smooth (parabolic-like) shape of 
the curve is expected near CNP regions; the employed sharpσ transition is also for simplifying the derivations. 
We note that the simplifications involved above still warrant the correctness of the final results in a qualitative 
way. We also assume that the TG0 V−σ  curve shapes of the two involved FETs are identical, except for different 
VTG0.  
 
VTG VTG0+Δ VTG0 
2
1
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3
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Δ=2A 
Figure S6. Schematic conductivity curves for the two involved graphene FETs in a 
complementary-like inverter. The splitting between the neutrality points is induced 
by VDD. The voltage inversion behavior is formed in the splitting range. 
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For convenience, we use CNP splitting A2=Δ  and the distance between points is δ2 around the cross 
point. The two characteristicσ values are  
)A(031 δσσσ −+== k , 
)A(042 δσσσ ++== k . 
Correspondingly, the characteristic R values are 
)A(
1
0
31 δσ −+== kRR , 
)A(
1
0
42 δσ ++== kRR . 
Use V12 and V43 to represent the output voltages at VTG=V0+A-δ and VTG=V0+A+δ, respectively. We obtain 
DD
0
DD
21
21
DD
34
4
DD
21
1
4312 A
V
k
kV
RR
RRV
RR
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RR
RVVV +=+
−=+−+=−=Δ σ
δ
. 
Then, the qualitative expressions of VOUT swing and voltage gain are 
Δ+=Δ=
Δ+=Δ=
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